-
Simon Marlow authored
This is just good practice to avoid placing two structures heavily accessed by different CPUs on the same cache line
4af25e1a
This is just good practice to avoid placing two structures heavily accessed by different CPUs on the same cache line