Skip to content
Snippets Groups Projects
Commit 2cb98454 authored by Simon Marlow's avatar Simon Marlow
Browse files

[project @ 1998-05-11 11:21:02 by simonm]

add isFloatTy and isDoubleTy
parent c9898dcb
No related merge requests found
......@@ -22,10 +22,12 @@ module TysWiredIn (
consDataCon,
doubleDataCon,
doubleTy,
isDoubleTy,
doubleTyCon,
falseDataCon,
floatDataCon,
floatTy,
isFloatTy,
floatTyCon,
getStatePairingConInfo,
......@@ -252,11 +254,24 @@ floatTy = mkTyConTy floatTyCon
floatTyCon = pcNonRecDataTyCon floatTyConKey pREL_BASE SLIT("Float") [] [floatDataCon]
floatDataCon = pcDataCon floatDataConKey pREL_BASE SLIT("F#") [] [] [floatPrimTy] floatTyCon
isFloatTy :: GenType flexi -> Bool
isFloatTy ty
= case (splitAlgTyConApp_maybe ty) of
Just (tycon, [], _) -> uniqueOf tycon == floatTyConKey
_ -> False
\end{code}
\begin{code}
doubleTy = mkTyConTy doubleTyCon
isDoubleTy :: GenType flexi -> Bool
isDoubleTy ty
= case (splitAlgTyConApp_maybe ty) of
Just (tycon, [], _) -> uniqueOf tycon == doubleTyConKey
_ -> False
doubleTyCon = pcNonRecDataTyCon doubleTyConKey pREL_BASE SLIT("Double") [] [doubleDataCon]
doubleDataCon = pcDataCon doubleDataConKey pREL_BASE SLIT("D#") [] [] [doublePrimTy] doubleTyCon
\end{code}
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment