Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
Glasgow Haskell Compiler
GHC
Commits
23a0ded3
Commit
23a0ded3
authored
Jan 05, 2012
by
Simon Marlow
Browse files
We must emit DELTA pseudo-instructions when moving %esp (
#5747
)
parent
dc179f54
Changes
1
Hide whitespace changes
Inline
Side-by-side
compiler/nativeGen/X86/CodeGen.hs
View file @
23a0ded3
...
...
@@ -1744,9 +1744,11 @@ genCCall32 target dest_regs args =
(
ImmInt
0
)
sz
=
floatSize
w
in
toOL
[
SUB
II32
(
OpImm
(
ImmInt
b
))
(
OpReg
esp
),
DELTA
(
delta0
-
b
),
GST
sz
fake0
tmp_amode
,
MOV
sz
(
OpAddr
tmp_amode
)
(
OpReg
r_dest
),
ADD
II32
(
OpImm
(
ImmInt
b
))
(
OpReg
esp
)]
ADD
II32
(
OpImm
(
ImmInt
b
))
(
OpReg
esp
),
DELTA
delta0
]
else
unitOL
(
GMOV
fake0
r_dest
)
|
isWord64
ty
=
toOL
[
MOV
II32
(
OpReg
eax
)
(
OpReg
r_dest
),
MOV
II32
(
OpReg
edx
)
(
OpReg
r_dest_hi
)]
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment