Skip to content

GitLab

Commit 970cd213 authored by mrchebas@gmail.com's avatar mrchebas@gmail.com
Browse files

x86: disable assertion that conditionals are not on I8; they can be

parent e48e1322
Hide whitespace changes
Inline Side-by-side
compiler/nativeGen/MachCodeGen.hs
View file @ 970cd213
...@@ -2060,7 +2060,7 @@ getCondCode = panic "MachCode.getCondCode: not on Alphas" ...@@ -2060,7 +2060,7 @@ getCondCode = panic "MachCode.getCondCode: not on Alphas"
-- yes, they really do seem to want exactly the same! -- yes, they really do seem to want exactly the same!
getCondCode (CmmMachOp mop [x, y]) getCondCode (CmmMachOp mop [x, y])
= ASSERT (cmmExprRep x /= I8) -- tmp, not set up to handle 8-bit comparisons =
case mop of case mop of
MO_Eq F32 -> condFltCode EQQ x y MO_Eq F32 -> condFltCode EQQ x y
MO_Ne F32 -> condFltCode NE x y MO_Ne F32 -> condFltCode NE x y
......
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment