Skip to content

Fix LLVM floating-point register padding

sheaf requested to merge sheaf/ghc:T25770 into master

Tickets: #25770 (closed), #25773 (closed).

I found with @AndreasK that there was a bug in the implementation of the LLVM register padding logic. It turns out that this was due to a simple typo in the implementation.

Edited by sheaf

Merge request reports