Skip to content
GitLab
Commit c0378a27 authored by Simon Marlow's avatar Simon Marlow
Browse files

add missing case to Ord GlobalReg (EagerBlackhole == EagerBlackhole)

parent dc667ab5
Hide whitespace changes
Inline Side-by-side
compiler/cmm/CmmExpr.hs
View file @ c0378a27
......@@ -387,6 +387,7 @@ instance Ord GlobalReg where
compare CurrentTSO CurrentTSO = EQ
compare CurrentNursery CurrentNursery = EQ
compare HpAlloc HpAlloc = EQ
compare EagerBlackholeInfo EagerBlackholeInfo = EQ
compare GCEnter1 GCEnter1 = EQ
compare GCFun GCFun = EQ
compare BaseReg BaseReg = EQ
......
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment